

No. of Sheets of Drawings: 6; Formal: , Informal: X.

Also enclosed are:

- A Declaration.
- An Assignment and Recordation Form Cover Sheet.
- A certified copy of a priority application.
- A Power of Attorney.
- A Verified Statement to establish small entity status.
- An Information Disclosure Statement under 37 C.F.R. §1.56.

The filing fee pursuant to 37 C.F.R. §1.16 is determined as follows:

No. Filed	No. Extra	Rate Small Entity/ Other Than Small Entity		
Basic		\$385.00		
Fee		\$770.00	=	\$ 770.00
Total		\$ 11.00		
Claims <u>53</u> - 20 = <u>33</u> *	X	\$ 22.00	=	\$ 726.00
Independent		\$ 40.00		
Claims <u>4</u> - 3 = <u>1</u> *	X	\$ 80.00	=	\$ 80.00
First Presentation of		\$130.00		
Multiple Dependent Claim(s) <u> </u>		\$260.00	=	\$0
		Total	=	\$1,576.00

*If the difference is less than zero, enter "0".

- Please charge Deposit Account No. 06-1325 in the amount of \$. A duplicate copy of this authorization is enclosed.
- X A check in the amount of \$1,576.00 to cover the filing fee (\$1,576.00), and assignment recording fee (\$40.00), if applicable, is enclosed.


IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application) PATENT APPLICATION
)
Inventor(s): Liao, et al.)
)
SC/Serial No.: Unknown)
)
Filed: Herewith)
)
Title: AN INTERCONNECT STRUCTURE)
FOR USE IN AN INTEGRATED)
CIRCUIT)
_____)

**CERTIFICATE OF MAILING BY "EXPRESS MAIL"
UNDER 37 C.F.R. § 1.10**

"Express Mail" mailing label number: TB603998318US
Date of Mailing: March 28, 1997

I hereby certify that this correspondence is being deposited with the United States Postal Service, utilizing the "Express Mail Post Office to Addressee" service addressed to **Box PATENT APPLICATION, Assistant Commissioner for Patents, Washington, D.C. 20231** and mailed on the above Date of Mailing with the above "Express Mail" mailing label number.


Matthew A. Mahling
Signature Date: March 28, 1997

APPLICATION TRANSMITTAL LETTER FOR CIP APPLICATION

Box PATENT APPLICATION
Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application identified as follows:

Inventors: Marvin Liao, Chyi Chern, Jennifer Tseng, Michal Danek, Roderick C. Mosely, Karl Littau, Ivo Raaijmakers

Title: AN INTERCONNECT STRUCTURE FOR USE IN AN INTEGRATED CIRCUIT

No. of pages in Specification: 57; No. of Claims: 53.

Figure 1. The structure of the proposed model.

AN INTERCONNECT STRUCTURE FOR USE IN AN INTEGRATED CIRCUIT

Marvin Liao
Chyi Chern
Jennifer Tseng
Michal Danek
Roderick C. Mosely
Karl Littau
Ivo Raaijmakers

"Express Mail" mailing label number: TB603998318US
Date of Mailing: March 28, 1997

label number. Matthew A. Mahling
Matthew A. Mahling
Signature Date: March 28, 1997

AN INTERCONNECT STRUCTURE FOR USE
IN AN INTEGRATED CIRCUIT

INVENTORS

Marvin Liao
Chyi Chern
Jennifer Tseng
Michal Danek
Roderick C. Mosely
Karl Littau
Ivo Raaijmakers

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of the
following U.S. Patent Applications:

5 U.S. Patent Application No. 08/498,990, entitled
BIASED PLASMA ANNEALING OF THIN FILMS and filed on July
6, 1995;

U.S. Patent Application No. 08/567,461, entitled
PLASMA ANNEALING OF THIN FILMS and filed on December 5,
1995;

10 U.S. Patent Application No. 08/677,218, entitled IN-
SITU CONSTRUCTION OF AN OXIDIZED FILM ON A
SEMICONDUCTOR WAFER and filed on July 9, 1996;

15 U.S. Patent Application No. 08/680,913, entitled
PLASMA BOMBARDING OF THIN FILMS and filed on July 12,
1996; and

U.S. Patent Application, entitled CONSTRUCTION OF
A FILM ON A SEMICONDUCTOR WAFER and filed on February
28, 1997, by Chern, et al. (with attorney docket no.
761/P6 US/CVD/KPU6/RKK).

Each of the aforementioned related patent applications in hereby incorporated by reference.

BACKGROUND OF THE INVENTION

A. Field of the Invention

5 The present invention is directed toward the field of manufacturing integrated circuits.

B. Description of the Related Art

10 An integrated circuit is manufactured through a series of process steps in which circuit elements, such as transistors, are formed in a substrate and then coupled to other circuit elements. Circuit elements are coupled together through a metalization process. In order to provide for all the necessary coupling, multiple metalization steps may be employed to create
15 several layers of electrical interconnections within a single integrated circuit.

20 The need for multiple metal layers in integrated circuits has arisen from the on going shrinking of dimensions in integrated circuits. The shrinking dimensions provide for the integration of more circuit elements in smaller surface areas. As a result of the increased number of circuit elements and decreased surface area, the interconnections must be distributed over multiple integrated circuit layers.

Fig. 1 illustrates a cross-sectional view of a portion of an integrated circuit 100 that includes multiple metal layers 107, 109. A transistor is shown having a source 102 and drain 103 formed in a substrate 105. The transistor's gate 104 has been deposited and patterned on a gate oxide 110, which separates the gate from the substrate 105. A layer of insulative material 106, such as silicon dioxide, is deposited over the upper surface of the gate 104, the substrate 105, and a field oxide 111. The insulative material 106 isolates regions of the gate 104 and substrate 105 from a first metal layer 107. Another layer of insulative material 108 isolates the first metal layer 107 from a second metal layer 109.

Interconnect structures provide for conductively coupling regions within the integrated circuit 100. For example, interconnect structures 101₁-101₃ couple the source 102, gate 104, and drain 103, respectively, to the first metal layer 107, and interconnect structures 101₄ and 101₅ couple metal lines in the first metal layer 107 to the second metal layer 109. Each interconnect structure 101₁-101₅ is formed in a channel that is etched through an insulative layer of material to expose an underlying conductive region, such as source 102, drain 103, gate 104, and metal layer 107.

In order for an interconnect structure in an

integrated circuit to operate effectively, it must provide a good ohmic contact between the underlying surface and overlying surface that it is coupling together. Otherwise, the current flow between circuit elements in the integrated circuit will be greatly restricted. As a result, the speed of the integrated circuit will be greatly reduced. In the worst case, the integrated circuit may be rendered inoperable. It is acceptable for an interconnect structure to have a resistance of approximately 3 Ω or less for a contact hole or via hole with a 0.3 μm width. Interconnect structures that have resistance values in excess of 3 Ω are generally not acceptable.

In forming an interconnect structure, a metal component may be stacked on top of a conductive barrier layer within a channel that is formed in an insulative layer of material. The channel is often referred to as a contact hole or via hole. The barrier layer is formed on the inner walls of the channel and an underlying surface that is surrounded by the channel. Traditionally, barrier layers have thicknesses in the range of 400-500 Å.

The barrier layer inhibits the diffusion of the metal in the metal component and by-products generated during the deposition of the metal into the surface underlying the interconnect structure. If such

diffusion is not prevented, highly resistive pockets may be formed in the region underlying the interconnect structure. As a result of the diffusion, the integrated circuit being formed may be defective.

5 Barrier layer thicknesses of 400-500 Å have traditionally been employed, because such thicknesses have proven effective for inhibiting the undesirable diffusion of an interconnect structure's metal into an underlying surface.

10 Once the barrier layer is formed, the metal material being used in the interconnect structure is deposited to cover the upper surface of the barrier layer. Ideally, the metal fills the channel in which the barrier layer resides. Next, the upper surface of the
15 integrated circuit is isotropically etched to remove any metal and barrier layer material that was deposited on the upper surface of the integrated circuit.

Once a set of interconnect structures has been formed in a layer of insulative material, a layer of
20 metal may be deposited on the upper surface of the insulative material. The metal is then patterned to form a set of metal lines in a metal layer. These metal lines provide for electrically coupling together sets of interconnect structures.

25 The reduction in the dimensions of integrated circuits has presented challenges to the construction

of interconnect structures with acceptable resistance values. When the gate lengths in an integrated circuit are reduced, the width of the channels serving as contact and via holes in the integrated circuit is also reduced. However, the height of the channels is typically not reduced. This causes the ratio of a channel's height to the channel's width to increase when the dimensions of the integrated circuit are reduced. This ratio is referred to as an aspect ratio.

As a result of such a change in channel shape, interconnect structures become narrower, while maintaining approximately the same height as in integrated circuits with larger dimensions. Traditionally, the thickness of barrier layers has remained at 400-500 Å, even in integrated circuits with reduced dimensions. On the other hand, the width of interconnect structure metal components has been reduced to account for increases in channel aspect ratios.

The narrowing of a metal component's width in response to increasing aspect ratios causes the resistance of the metal component to increase. Further, the difficulty of conformally depositing metal over a barrier layer is increased in smaller dimension integrated circuits by the combination of the smaller channel opening and thick barrier layer. This is

critical, since poorly conformed metal can further increase the resistance of the interconnect structure.

26220 0955300

The constant desire to reduce the cost of manufacturing integrated circuits and increase the speed of integrated circuits is causing a demand for integrated circuits with gate lengths of .25 μm and less. In such integrated circuits, contact and via holes may have widths of approximately 3,000 Å or less. The implementation of traditional 400-500 Å barrier layers in such contact and via holes results in interconnect structure metal components with very narrow widths and poor conformality. In fact, the application of a 500 Å barrier layer in a 1,000 Å wide channel may result in no volume of the interconnect structure being available to house a metal component.

Interconnect structures that are formed using traditional 400-500 Å barrier layers in integrated circuits with gate lengths of .25 μm and less have been found to have resistance values in the range of 4-5 Ω . Such resistance values are unacceptable. They cause the speed enhancements provided by the reduced dimension technology to be negated and the reliability of the reduced dimension integrated circuits to be decreased.

Accordingly, it is desirable to provide for the construction of an interconnect structure with a thin

barrier layer that can be employed in contact and via holes with increased aspect ratios, so that the resistance of the interconnect structure is not unacceptably high.

5

SUMMARY OF THE INVENTION

An interconnect structure that is formed in accordance with the present invention has the ability to be employed in contact and via holes having increased aspect ratios, without having unacceptable resistance values. Such an interconnect structure is formed to extend from a conductive surface in an integrated circuit through a channel extending above the surface. The channel is typically formed in an insulative layer of material, such as silicon dioxide.

The interconnect structure includes a barrier layer and a metal component. The barrier layer covers the conductive surface and the inner walls of the channel. The metal component resides on top of the barrier layer to provide a conductive surface that may be coupled to a metal layer within the integrated circuit.

The barrier layer is formed by the combination of a layer of a refractory metal and a layer of a metal nitride. The layer of the refractory metal is deposited on the underlying conductive surface and the inner walls of the channel. The refractory metal makes

a highly conductive contact with the underlying conductive surface.

The layer of a metal nitride is then formed on the layer of the refractory metal. The layer of metal nitride has a thickness extending from the layer of the refractory metal of less than 130 Å. As a result, there is sufficient width remaining in the channel for forming the metal component, so that the interconnect structure has an acceptable resistance value. The metal nitride makes an adhesive conductive connection with the metal component to provide an interconnect structure with good electrical and structural integrity. The layer of the metal nitride may be formed by depositing metal nitride and then plasma annealing the metal nitride to reduce its resistivity.

Once the barrier layer is formed, a layer of metal is deposited on the barrier layer. The layer of metal forms the metal component of the interconnect structure. Tungsten may be employed as the metal.

BRIEF DESCRIPTION OF THE DRAWINGS

Further details of the present invention are explained with the help of the attached drawings in which:

Fig. 1 illustrates a cross-sectional view of a portion of an integrated circuit which includes

multiple metal layers.

Figs. 2(a)-2(g) are partial cross-sectional views of a portion of an integrated circuit which illustrate the formation of an interconnect structure in accordance with the present invention.

Fig. 3 illustrates a chamber that may be employed to form the layer of metal nitride in the barrier layer of the interconnect structure, as shown in Figs. 2(c) and 2(d).

10

DETAILED DESCRIPTION

In accordance with the present invention, an interconnect structure may be formed to have a metal component that conforms to an underlying barrier layer. The metal component also has a sufficiently large width, so that the interconnect structure has an acceptable resistance value. Such an interconnect structure may be employed in an integrated circuit with gate lengths of .25 μm and less without unacceptably decreasing the speed of the integrated circuit's operation or providing an unacceptable risk of harmful diffusion.

Figs. 2(a)-2(g) illustrate the formation of an interconnect structure in accordance with the present invention. Fig. 2(a) illustrates a cross-sectional view of a channel 200, such as a contact hole or via

hole, that is formed in an integrated circuit. The channel 200 is formed in a layer of insulative material 201, such as silicon dioxide or another type of oxide. The insulative material 201 extends upward from an upper surface of a conductive material 202 for a distance of H.

The conductive material 202 may be a gate, a source, a drain, a metal line, or another conductive element that is to be conductively coupled to another component within the integrated circuit. The conductive material may be composed of silicon, polysilicon, polyside, silicide, aluminum, copper, or another conductive material that is employed within integrated circuits.

The inner walls 203 of the channel 200 surround a contact surface 204 of the conductive material 202. The channel 200 has a width of W, which is measured across the diameter of channel 200. Accordingly, the aspect ratio of the channel is calculated by dividing the height H by the width W. For example, in an integrated circuit that is manufactured using gate lengths of $.25\ \mu\text{m}$ or less, the width W may be $3,000\ \text{\AA}$, and the height H may be $10,000\ \text{\AA}$. This results in an aspect ratio of 3.33 for the channel 200.

In order to form an interconnect structure within the channel 200, a barrier layer is formed over the upper surface of the insulative material 201 and the

exposed contact surface 204. The barrier layer may be formed by first depositing a layer of a first material that has good conductive properties when reacted with the exposed conductive material 202.

5 Next, a layer of a second material is formed over the first material. The second material provides for creating an adhesive conductive contact with the metal component of the interconnect structure. The second material also inhibits the diffusion of damaging
10 material into the first material and underlying conductive material. When depositing metal to form the metal component, such damaging material is provided by the metal being deposited and by-products of the metal. The combination of the first material and the second
15 material constitutes the barrier layer.

Fig. 2(b) illustrates the deposition of the layer of the first material 205 in the barrier layer. In accordance with the present invention, the first material 205 in the barrier layer is deposited over the
20 surface of the insulative material 201, including the inner walls 203 of the channel 200, and the exposed contact surface 204 of the conductive material 202. In one embodiment, the deposited layer of the first material 205 has a thickness of less than 300 Å when
25 measured from the top corners of the channel's inner walls 203. In a further embodiment, the first layer of

material has a thickness extending from the channel's inner walls 203 in the range of 25 Å to 100 Å, depending on the deposition process that is employed.

5 The first material 205 may be a refractory metal, such as titanium, cobalt, tantalum, and molybdenum. When the first material 205 is a refractory metal and the underlying conductive material 202 is silicon or polysilicon which is heated, a silicide of the refractory metal forms at the surface 204 of the
10 conductive material 202. Refractory metals are desirable for use as the first material 205, because they provide highly conductive contacts with silicon based materials, which often make up the underlying conductive material 202. However, refractory metals
15 may also be employed when the underlying conductive material 202 is not silicon based, such as when the conductive material 202 is an aluminum or copper metal line.

20 The first material 205 in the barrier layer may be deposited using a traditional deposition technique, such as chemical vapor deposition ("CVD") or physical vapor deposition ("PVD"). In a CVD process, a wafer is loaded into a chemical vapor deposition chamber. Reactive gases are then supplied to the wafer surface
25 where heat-induced chemical reactions take place to form a thin film layer over the surface of the wafer

being processed.

08825360 032897
In a PVD process, a wafer is placed in a physical vapor deposition chamber, and the chamber is filled with a gas, such as argon. A plasma containing positively charged ions is generated from the gas, by creating an electrical field in the chamber. The positively charged ions accelerate and collide into a target material, which is mounted in the chamber. Atoms of the target material are thereby dislodged from the target and deposited on the wafer to form a layer of target material on the surface of the wafer.

A separate rf signal may be inductively coupled to the chamber for generating positively charged ions in a high density plasma PVD chamber. A high density plasma PVD chamber may include yet another rf signal coupled to a wafer support for improving the attraction of the target material to the wafer.

Two commercially available PVD processes that may be employed to deposit a refractory metal 205 for a barrier layer in accordance with the present invention are the Coherent process and the Vectra IMP process, where IMP stands for Ionized Metallic Plasma. Both the Coherent process and Vectra IMP process are provided by Applied Materials, Inc. of Santa Clara, California along with PVD chambers for performing these processes.

A chamber for performing the Coherent process

includes a target that is DC biased, and a wafer support that is grounded. As described above, an argon gas is provided in the chamber and infused with voltage between the target and wafer support to form a plasma.

5 In the Coherent deposition process, a DC energy is provided to the target with a power in the range of 8,000 to 20,000 watts. The temperature of the wafer is set to be in the range of 200 to 300 °C, and the pressure in the chamber is set to be in the range of
10 3 to 10 mTorr.

In order to guide the path of the target material that is dislodged from the target, the Coherent process chamber includes a collimator. The collimator is a metallic disc that is supported in the chamber between
15 the target and the wafer support to be substantially parallel to the upper surface of the wafer support. Hollow columns extend through the disc and are substantially perpendicular to the upper surface of the wafer support. The hollow columns serve as guides for
20 the target material that is being deposited.

As dislodged target material reaches the columnator, the target material that is following a trajectory which is substantially perpendicular to the wafer support passes through the hollow columns. The other
25 target material is blocked. This inhibit the excessive build up of target material at the openings of contact

holes and via holes in the wafer's surface. By only allowing the perpendicularly directed target material to be passed to the wafer, a more even and conformal layer of target material is deposited.

5 A chamber for performing the Vectra IMP process includes a target that is DC biased, and a wafer support that is coupled to an rf signal generator. The chamber further includes a coil circling the inside of the chamber. The coil is coupled to another rf signal
10 generator.

Argon gas is flowed into the chamber and is infused with energy to form a plasma. In the Vectra IMP deposition process, the rf energy is provided by the rf signal source that is coupled to the wafer support and
15 the rf signal source that is coupled to the coil. The rf signal being provided to the wafer support has a frequency in the range of 300 to 450 KHz and a power in the range of 100 to 1,000 watts. The rf signal being provided to the coil has a frequency in the range of 1
20 to 5 MHz and a power in the range of 1,000 to 4,000 watts. The temperature of the wafer is set to be in the range of 100 to 300 °C, and the pressure in the chamber is set to be in the range of 10 to 40 mTorr. The wafer obtains a DC bias voltage in the range of 50
25 to 200 volts.

The rf signal being provided to the coil provides

an electric field in the chamber that ionizes the dislodged target material. The voltage potential between the ionized target material and the wafer causes the target material to be attracted to the wafer's surface. As a result, the target material tends to impact the surface of the wafer with a relatively perpendicular trajectory with respect to the wafer. This provides for a conformal layer of the first material 205 to be deposited.

Once the first material 205 is deposited, a layer of a second material in the barrier layer is formed to overlies the first material. The layer of the second material 206, as shown in Fig. 2(c), may be deposited using traditional physical vapor deposition or chemical vapor deposition. When chemical vapor deposition is employed, the formation of the layer of the second material 206 may also include treating the second material 206 to decrease its resistivity. Plasma annealing, as shown in Fig. 2(d), may be employed to achieve this reduction in resistivity.

The layer of the second material 206 is formed to have a thickness extending from the upper surface 207 of the first material 205 within the channel 200 of less than 130 Å. In a further embodiment, the thickness of the second material is in the range of 25 to 75 Å. The combined thickness of the first material

205 and second material 206 extends from the channel's inner walls 203 for a distance of less than 400 Å. Preferably, the combined thickness of the first material 205 and second material 206 extends from the channel's inner walls 203 for a distance in the range of 75 to 175 Å.

As described above, the second material 206 is a conductive material that has an ability to form an adhesive conductive contact with a metal component of the interconnect structure. Accordingly, a metal nitride may be employed as the second material 206. Both binary metal nitrides M_xN_y and ternary metal silicon nitride $M_xSi_yN_z$ (where M may be titanium, zirconium, hafnium, tantalum, molybdenum, tungsten and other metals; and x, y, and z represent different quantitative combinations of metal, silicon, and nitrogen that may be used) may be used as the metal nitride 206 in the barrier layer.

When tungsten is employed as the metal component in the interconnect structure, titanium nitride provides a good choice for the second material 206. Titanium nitride has excellent adhesion with tungsten, and serves as a good barrier to the diffusion of tungsten and by-products that are generated during the deposition of tungsten. When tungsten is deposited to form the metal component, the barrier layer is exposed

to tungsten hexafluoride (WF_6). During the tungsten deposition, the fluorine is separated from the tungsten and attempts to diffuse into the barrier layer. The fluorine is highly corrosive and can result in the formation of highly resistive regions in the first material 205 of the barrier layer and the underlying conductive material 202.

Titanium nitride is well suited to inhibit the diffusion of fluorine, so that it does not reach either the first material 205 or the underlying conductive material. Traditionally, thick layers of titanium nitride in excess of 150 Å have been employed in interconnect structures to prevent diffusion. In accordance with the present invention, deposited and plasma annealed titanium nitride may be employed at thicknesses below 150 Å in the range of 25 to 75 Å.

The second material 206 may be deposited in a chamber that is capable of performing chemical vapor deposition. The chemical vapor deposition of a titanium nitride material may be achieved through the use of a metallo-organic titanium compound. One such compound is tetrakis (dialkylamido) titanium ($Ti(NR_2)_4$), wherein R at each occurrence independently is in an alkyl group, of, for example, 1-5 carbon atoms. It is common to use tetrakis(dimethylamido) titanium (TDMAT), which has the formula $Ti(N(CH_3)_2)_4$. A carrier gas, such

as helium, argon, nitrogen, or hydrogen brings the compound into the CVD chamber, so that it may be infused with energy. The energy may be generated through a thermal heat source, in the case of thermal CVD, or a radio frequency ("rf") signal source, in the case of plasma enhanced CVD. The energized chemical vapor reacts with the wafer's surface to form a thin layer of material on the wafer.

When the TDMAT chemical vapor is used, a titanium nitride film is deposited on the wafer's surface. To facilitate the deposition of the titanium nitride as the second material 206, the wafer temperature is set to be in the range of 340-390°C, and the processing chamber pressure is set to be in the range of 0.5 to 2.0 Torr. A conventional CVD process for depositing titanium nitride that may be employed in embodiments of the present invention is disclosed in U.S. Patent no. 5,246,881 issued to Sandhu, et al.

However, a CVD deposited layer of the second material 206, such as titanium nitride, contains significant amounts of carbon. This causes the resulting layer of the second material 206 to be chemically reactive. Consequently, oxygen is absorbed into the film, when the film is exposed to air or other oxygen containing gases. Since the oxygen absorption is uncontrolled, the stability of the second material

206 is impaired and the resistivity of the second material 206 is adversely increased. This may result in the reliability of devices formed in the integrated circuit being poor.

5 After exposure to air, the sheet resistivity of a CVD deposited titanium nitride film can increase to values of about $10,000\mu\Omega\text{-cm/sq}$ up to about $100,000\mu\Omega\text{-cm/sq}$. This is highly undesirable when the deposited titanium nitride is employed as the second material 206
10 in a barrier layer of an interconnect structure. A resistivity on the order of about $600\mu\Omega\text{-cm}$ or less is desirable.

As shown in Fig. 2(d), the CVD deposited second material 206 may be plasma annealed to reduce its
15 resistivity. Either a single plasma annealing or sequential plasma annealing may be employed to reduce the resistivity of the film 206. A U.S. Patent Application entitled *Construction of a Film on a Semiconductor Wafer*, by Chern et al., filed on February
20 28, 1997 (with attorney docket no. 761/P6 US/CVD/KPU6/RKK) discloses both single and sequential plasma annealing processes that may be employed to reduce the resistivity of the second material 206.

In accordance with the present invention, a CVD
25 deposited second material 206, such as titanium nitride, may be plasma annealed with an inert plasma

containing high energy ions. An induced bias voltage to the wafer during rf plasma annealing provides for the ion bombardment of the wafer. When titanium nitride films that are plasma annealed in accordance with the present invention are exposed to air, oxygen, or water vapor, the oxygen is either not absorbed or absorbed to a much lesser extent than if no bias voltage had been applied to the wafer.

Titanium nitride films deposited and annealed in accordance with the present invention are also more crystalline, contain more nitrogen, and have a reduced oxygen and carbon content compared to titanium nitride films that are produced by the conventional thermal CVD of metallo-organic titanium compounds. The deposited titanium nitride films that are annealed according with the present invention also have a low and stable sheet resistivity.

The exact physical mechanism of the present invention is not known. However, it is believed that the high energy ion bombardment of the deposited material on a biased substrate densifies the film. This results in the resistance of the film being reduced and the film's ability to perform as a barrier to diffusion being increased. The reduced resistance of the second material 206 assists in providing for the formation of an interconnect structure with an

acceptable resistance value. The enhanced barrier properties of the second material 206 enable the layer of the second material 206 to be thinner, thereby providing for a thin barrier layer in accordance with the present invention.

In one embodiment of the present invention, the gas used to form the plasma for the annealing of the CVD deposited second material 206 may be any gas, but is preferably a non-oxygen-and-carbon containing gas such as nitrogen, ammonia, or argon. Nitrogen is effective for passivation of a titanium nitride material. Alternatively, the deposited material can be bombarded with ions generated from a nongaseous species, such as ion sources. The plasma treatment of the deposited second material 206 does not adversely affect particle performance, step coverage, deposition rate or barrier performance of the deposited second material 206.

The above described deposition and plasma annealing of the second material 206 may be performed in any chamber or set of chambers that provides for both chemical vapor deposition and plasma annealing. However, it is beneficial if both the deposition and the plasma annealing of the second material 206 are performed in the same chamber. This eliminates the exposure of the second material 206 to contaminants, such as oxygen, during a transfer from a deposition

chamber to an annealing chamber. Such exposure may cause defects, like the resistivity of the second material 206 being increased to unacceptable levels.

Accordingly, the CVD chamber described in U.S. Patent Application Serial No. 08/680,724, entitled *Components Peripheral to the Pedestal in the Gas Flow Path within a Chemical Vapor Deposition Chamber*, by Zhao, et al., filed on July 12, 1996, and incorporated herein by reference, may be employed. The chamber 130 described in this application is schematically depicted in Fig. 3. The chamber 130 includes a showerhead 134 for flowing gases into a processing chamber 135 and a wafer support 132 for supporting a wafer that is being processed. The wafer support 132 is heated by a resistive coil (not shown) to set the temperature of the wafer for thermally energized reactions, such as the reactions that take place during deposition.

The wafer support 132 is grounded, and the showerhead 134 is coupled to a radio frequency ("rf") signal source 136 through a matching network 252. During plasma annealing, gas is flowed into the chamber and infused with energy from a rf signal provided by the rf signal source 136 to the showerhead 134. As a result, the gas is transformed into a plasma 254, which provides ions that bombard the wafer being supported by the wafer support 132.

5 Alternative chambers that may be employed to perform
plasma annealing in accordance with the present
invention are disclosed in a U.S. Patent Application
entitled *Construction of a Film on a Semiconductor*
Wafer, by Chern, et al., filed on February 28, 1997
10 (with attorney docket number 761/P6 US/CVD/KPU6/RKK).
When more than one chamber is employed to perform the
CVD deposition and plasma annealing, a vacuum is
preferably maintained during the transfer of the wafer
from a CVD chamber to an annealing chamber.

The wafer in which the interconnect structure is
25 being formed is placed on the wafer support 132 and
spaced about 0.3 to 0.8 inches, preferably 0.6 to 0.7

inches, from the showerhead 134. Energetic ions are obtained by applying rf energy to a nitrogen gas that is introduced into the processing chamber 135 through the showerhead 134. The rf energy is supplied from the
5 rf signal source 136 that is coupled to the showerhead 134. An rf signal at about 350 KHz having a power of 700 to 1,000 watts is supplied.

With the rf powered showerhead 134 and the wafer support 132 and processing chamber 135 walls grounded,
10 a DC self-bias voltage between -100 to -200 volts is induced on the wafer. Preferably, the DC self-bias voltage is in the range of -100 to -200 volts, between the wafer and ground. This is sufficient to attract
15 ions to impact second material 206 on the wafer surface at high energy. During the plasma annealing, the pressure in the processing chamber 135 is set to be in the range of 0.5 to 2.0 Torr. As a result of the
20 annealing, the deposited titanium nitride is passivated and densified so that it remains stable over time. The plasma annealing is performed for a time in the range of 20 to 40 seconds.

In an alternative embodiment of the present invention, a mixture of nitrogen and hydrogen may be substituted for the nitrogen during the plasma
25 annealing of the second material 206 in the barrier layer. When employing the chamber 130 shown in Fig. 3,

the wafer may be placed on the wafer support 132 and spaced about 0.3 to 0.8 inches, preferably 0.6 to 0.7 inches, from the showerhead 134.

5 A gas comprised of a 3:1 mixture of nitrogen and hydrogen is introduced into the processing chamber 135 via the showerhead 134. The mixture of nitrogen and hydrogen is introduced with a nitrogen flow rate of about 300 sccm. The rf source 136 then supplies 750
10 watts of rf power at 350 KHz through the matching network 252 to produce an rf signal to the showerhead 134.

Although the above-described gas mixture has a nitrogen to hydrogen ratio of 3:1, any ratio between 3:1 and 1:2 may be used. Generally, a higher portion
15 of hydrogen in the mixture results in a film with greater long-term stability. However, too much hydrogen in the plasma may result in bonding between hydrogen and carbon in the film to form polymers, which increases the film's resistivity.

20 A plasma containing positively-charged nitrogen and hydrogen ions forms under the influence of the rf power supplied to the showerhead 134. The plasma is typically maintained for 10-35 seconds. As described above, the processing chamber walls and the wafer
25 support 132 are grounded. The showerhead 134 acquires a negative bias between -150 to -450 volts, typically

-400 volts. The wafer self-biases to acquire a negative bias of between -100 to -200 volts, typically -150 volts. This negative bias voltage remains approximately constant during a bombardment period.

5 During the bombardment period, positively charged ions from the plasma are accelerated by the voltage gradient into the surface of the wafer. This causes the ions to bombard the wafer surface, penetrating to a depth of 50 to 100 Å. Energetic neutral atomic
10 particles from the plasma also may bombard the wafer.

As a result of the ion bombardment, compression of the deposited material occurs and the thickness may be reduced by 20 to 50%. The reduction depends upon the temperature of the wafer and the plasma treatment time
15 and energy. Further layers of titanium nitride may be successively deposited and annealed as desired.

After the annealing is completed, the resulting annealed titanium nitride film exhibits many improved properties. Oxygen content is reduced from 20 to 25%,
20 causing oxygen to comprise less than 1% of the deposited and annealed material. The density of the film increases from less than 3.1 grams per cubic centimeter (g/cm^3) to about 3.9 g/cm^3 . The fraction of carbon incorporated into the deposited film is reduced
25 by 25% or more, so that the carbon comprises 3% of the deposited film.

Changes in the structure of the film occur, and the film's resistivity drops from pre-treatment levels of approximately 10,000 $\mu\Omega$ -cm to as low as 150 $\mu\Omega$ -cm. When the annealed film is exposed to oxygen, air, or water vapor, oxygen is absorbed to a much lesser extent than if the deposited film were not annealed. The plasma annealing causes replacement of carbon and nitrogen in the as-deposited film with nitrogen from the plasma.

When a mixture of nitrogen and hydrogen is employed to form the plasma the following resistivities result when the second material 206 has a thickness in the following ranges: 50 Å or thinner results in a resistivity in the range of 180-210 $\mu\Omega$ -cm; 70 to 80 Å results in a resistivity in the range of 320 to 370 $\mu\Omega$ -cm; and 90 to 110 Å results in a resistivity in the range of 430 to 550 $\mu\Omega$ -cm.

In yet another embodiment of the present invention, the nitrogen and hydrogen gas mixture used to form an annealing plasma may also include other gases such as argon, helium, and ammonia. The inclusion of additional noble gases also improves the ion bombardment treatments. Since argon atoms are heavier than helium atoms, the argon atoms may provide superior bombardment capabilities.

In order to further reduce the resistivity of the

deposited second material 206, the plasma annealing process may be altered in accordance with the present invention to include two sequential plasma annealing steps. The first annealing step is performed with a plasma that is generated from a gaseous mixture including nitrogen and hydrogen, as described above. The second plasma annealing step is performed to remove hydrogen from the annealed material, since hydrogen's affinity for oxygen results in increased resistivity.

10 The ions formed in the second plasma bombard the deposited and annealed material, thereby causing hydrogen in the surface of the material to be ejected from the film as a waste by-product. The reduction in hydrogen reduces the material's affinity for oxygen, which enables the film to have a lower resistivity and exhibit improved stability.

15 The gas used for forming the plasma in the second sequential annealing step may be comprised of nitrogen or a mixture of nitrogen and either helium, argon, or neon. Helium is preferred, since it enhances the ionization of nitrogen molecules and reduces the recombination probability of N^+ , N_2^+ , N_3^+ , and N_4^+ ions. The mixture of nitrogen and helium is preferred over the use of nitrogen alone, since the helium based plasma's ions are able to enhance ionization efficiency, thereby promoting ion reactivity and

achieving greater penetration depths. The greater penetration depths provide for the displacement of a greater amount of hydrogen, so that the reduction of the deposited material's resistivity may be maximized.

5 Further, helium's small mass enables it to fill vacancies that are left in the deposited material by exiting hydrogen atoms which are too small to be filled by the nitrogen ions.

10 In accordance with the present invention, a wafer is placed in a chamber, such as chamber 130 in Fig. 3, and a layer of the second material 206 is CVD deposited on the first material 205, as described above. The deposited second material 206 may be titanium nitride.

15 The layer of the second material 206 then undergoes a first plasma annealing process in the same chamber 130. While residing on the wafer support 132, the wafer 114 may be about 0.3 to 0.8 inches from the showerhead 134. Preferably, the wafer is between 0.6 and 0.7 inches from the showerhead 134.

20 Ion bombardment is achieved by first transferring a gas into the processing chamber 135 via the showerhead 134. In one embodiment of the present invention, the gas is a mixture of nitrogen and hydrogen having a 2:3 nitrogen to hydrogen ratio and
25 being introduced into the processing chamber 135 with a nitrogen flow rate of approximately 600 sccm. The

pressure in the processing chamber 135 is set to approximately 1.0 Torr., and the wafer temperature is set to be between 350-450 °C. In an alternative embodiment of the present invention, the gas may be comprised of a mixture having a nitrogen to hydrogen ratio between 3:1 and 1:2.

Next in the first annealing process, the rf source 136 supplies a rf signal to the showerhead 134. This causes the gas to form a plasma containing positively charged ions. The rf source 136 may supply 750 watts of rf power at 350 KHz. Typically, the plasma is maintained for a period of time between 20 and 40 seconds. The rf source 136 may alternatively supply 750 watts of rf power at a frequency below 1 MHZ.

The repeated cycling of voltage from the rf source 134 results in a surplus of electrons in the vicinity of the wafer that produces a negative bias at the wafer. The showerhead 134 may acquire a negative bias between -200 to -450 volts, typically -400 volts. The processing chamber 135 and wafer support 132 are grounded, and the negative bias of the wafer is between -100 to -250 volts, typically -200 volts, which remains approximately constant during the period of ion bombardment.

During the ion bombardment, the positively charged ions from the plasma are accelerated by the voltage

gradient into the surface of the wafer 114 and penetrate the surface of the wafer to a depth between 50 to 100 Å. Energetic neutral atomic particles from the plasma may also bombard the wafer. Once the first
5 annealing is completed, the processing chamber 135 is purged.

Next, the second annealing process is initiated in the same chamber 130. In one embodiment of the present invention, the plasma generating gas is only nitrogen.
10 The gas is introduced into the processing chamber with a nitrogen flow rate of approximately 500-1,000 sccm. The pressure in the processing chamber 135 is set to approximately 1.0 Torr., and the wafer temperature is set to be between 350-450 °C.

15 In an alternative embodiment of the present invention, the gas may a mixture of nitrogen and helium with a nitrogen to helium ratio between 0.2 and 1.0. Gases containing other combinations of nitrogen and either argon, neon, helium or combinations thereof may
20 also be used.

Next in the second annealing process, the rf source 136 supplies a rf signal to the showerhead 134. This causes the gas to form a plasma containing positively charged ions. The rf source 136 may supply 300-1,500
25 watts of rf power at 300-400 KHz, through the matching network 252, to produce an rf signal to the showerhead

134. Typically, the plasma is maintained for a time period in the range of 20 to 40 seconds. The rf source 136 may alternatively supply 300-1,500 watts of rf power at a different frequency below 13.56 MHZ. The power of the source 136 is scalable based on the need for processing different size wafers.

As in the case of the first annealing, the repeated cycling of voltage from the rf source 136 results in a surplus of electrons in the vicinity of the wafer that produces a negative bias at the wafer. The showerhead 134 may acquire a negative bias between -200 to -450 volts, typically -400 volts. The processing chamber and wafer support 132 are grounded, and the negative bias of the wafer is between -100 to -250 volts, typically -200 volts, which remains approximately constant during a period of ion bombardment.

During the second ion bombardment, the positively charged ions from the plasma are accelerated by the voltage gradient into the surface of the wafer. The ions penetrate the surface of the second material 206 to displace the hydrogen molecules in the deposited and annealed second material 206. Energetic neutral atomic particles from the plasma may also bombard the wafer. Once the second annealing is completed, the processing chamber is purged.

When a nitrogen gas is employed in the second plasma

22.5 wafers per hour per chamber. In order to increase this throughput, the frequency of the signal provided by the rf signal source 136 may be increased to be in the range of 500 KHz to 2 MHz, with a power of 750 watts still being provided. Alternatively, the frequency of the rf signal may be maintained in the range of 300 to 450 KHz, while the power is increased to be in the range of 750 to 1,200 watts. By employing such frequency and power adjustments, it is believed that the plasma annealing time may be reduced enough to provide a wafer throughput of 25 wafers per hour per chamber.

Fig. 2(e) illustrates the deposition of a conductive material 208 to serve as the metal component of the interconnect structure. A number of different metals, such as tungsten, may be employed as the conductive material 208. The conductive material 208 is deposited over the upper surface 209 of the second material 206 in the barrier layer. A number of traditional deposition techniques, such as PVD or CVD, may be employed for depositing the conductive material 208 in the interconnect structure.

Ideally, the conductive material 208 fills the remaining region in the channel 200 that is encircled by the second material 206. However, acceptable slight imperfections (not shown) may occur, so that the region

encircled by the second material 206 is not completely filled. These imperfections may include small spikes that extend down from the upper surface of the conductive material 208 to only shallow depths below the channel's upper opening.

Fig. 2(f) illustrates the next step in forming the interconnect structure 300. As shown in Fig. 2(f), an isotropic etch is performed to remove the barrier layer and conductive material 208 from the surface of the insulative layer 201 that does not form the channel's inner walls 203. The first material 205, second material 206, and metal 208 remaining in the channel 200 combine to form the interconnect structure 300. The combination of the first material 205 and the second material 206 forms the barrier layer 301.

Fig. 2(g) illustrates the formation of a metal layer 211 over the insulative layer of material 201 that houses the interconnect structure. As shown in Fig. 2(g), a conductive layer of material, such as polysilicon, aluminum, copper, or another metal, is deposited and patterned to form metal layer 211. The deposition may be achieved through PVD, CVD, or other traditional means, and the patterning may be achieved through traditional photolithography techniques. As shown in Fig. 2(g), the interconnect structure 300 is conductively coupled to a metal line 212 in metal layer

211.

The resulting interconnect structure 300 in both Fig. 2(f) and Fig. 2(g) includes a barrier layer 301, which is composed of the first material 205 and the second material 206, and a conductive material forming the metal component 208. The first material 205 provides a highly conductive connection to contact surface 204. The second material 206 is conductively coupled to the first material 205 and provides an adhesive conductive connection to the metal component 208. The metal component 208, provides a conductive lead for coupling to a metal line to provide for coupling contact surface 204 to an element in an integrated circuit.

As a result of the reduced thickness of the barrier layer 301, the width of the metal component 208 employed in the interconnect structure 300 is increased over traditional metal components in .25 μm and sub .25 μm integrated circuits. The resistance of the interconnect structure 300 is thereby reduced in comparison to the resistance of a traditional interconnect structure having a barrier layer thickness of 400-500 Å. For example, when the width W of the channel 200 is 1,000 Å and the barrier layer 301 is between 75 and 175 Å, the metal component 208 has a width ranging from 650-850 Å. This is considerably

wider than the 0-200 Å width of a traditional metal component in a 1,000 Å wide channel.

Table A below shows the resistance values for different interconnect structures formed in accordance with the present invention. In Table A, each row corresponds to a recipe for forming an interconnect structure in accordance with the present invention. Each interconnect structure was formed in a channel having a width in the range of 0.40 to 0.25 μm and an aspect ratio in the range of 3.5 to 4.5.

TABLE A

	First Material	Second Material	Resistance
1	Coherent Ti - 100 Å	CVD & N ₂ /H ₂ Plasma TiN - 50 Å	1.92 Ω
2	Coherent Ti - 100 Å	CVD & N ₂ /H ₂ Plasma TiN - 35 Å	1.80 Ω
3	Coherent Ti - 100 Å	CVD & N ₂ /H ₂ Plasma TiN - 75 Å	2.31 Ω
4	Vectra IMP Ti - 50 Å	CVD & N ₂ /H ₂ Plasma TiN - 25 Å	1.60 Ω
5	Vectra IMP Ti - 50 Å	CVD & N ₂ /H ₂ Plasma TiN - 35 Å	1.70 Ω
6	Vectra IMP Ti - 50 Å	CVD & N ₂ /H ₂ Plasma TiN - 50 Å	2.25 Ω
7	Vectra IMP Ti - 25 Å	CVD & N ₂ /H ₂ Plasma TiN - 50 Å	2.22 Ω
8	Vectra IMP Ti - 35 Å	CVD & N ₂ /H ₂ Plasma TiN - 50 Å	2.10 Ω

10 The First Material column indicates the process that was used to deposit the layer of the first material 205 in the barrier layer 301 of each interconnect structure. This column also indicates the material used for the first material 205 and the thickness of the first material 205.

15 Similarly, the Second Material column indicates the deposition and plasma annealing processes employed in the formation of the layer of the second material 206 in the barrier layer 301. This column also indicates

the material employed for the second material 206 and the thickness of the second material 206. The Resistance column indicates the resistance value for an interconnect structure formed in accordance with each recipe.

For example, the interconnect structure formed in accordance with the recipe set forth in row 1 employs titanium for the first material 205 and titanium nitride for the second material 206. The layer of titanium is PVD deposited to have a thickness of 100 Å using the chamber that performs the Coherent process. The layer of titanium nitride is formed by CVD depositing titanium nitride and then single plasma annealing the titanium nitride in a plasma composed of a mixture of nitrogen and hydrogen. After deposition and plasma annealing, the thickness of the titanium nitride is 50 Å.

The resistance of the interconnect structured that is formed according the recipe in row 1 is equal to 1.92 Ω, which is well below the maximum allowable value of 3.0 Ω. In fact, all of the recipes shown in rows 1-8 provide for the formation of interconnect structures with resistance values of less than 3.0 Ω. This is a result of the thin barrier layers that are formed by the first material 205 and the second material 206.

All of the barrier layers provided for by the

08825360-032897
268220-09252880

recipes shown in rows 1-8 fall within the range of 75 to 175 Å. When barrier layers having these thicknesses are employed instead of barrier layers with traditional thicknesses of 400-500 Å, wider lower resistance metal components can be formed. As a result, interconnect structures in accordance with the present invention have lower resistance values than traditionally formed interconnect structures.

In general, interconnect structures formed in accordance with the present invention have been found to have acceptable resistance values in integrated circuits with gate lengths in the range of .25 μm and less. In particular, in integrated circuits with gate lengths between .25 μm and .18 μm, acceptable interconnect structures have been formed in accordance with the present invention by employing the following first materials 205: Coherent deposited titanium having thicknesses in the range of 50 to 100 Å; Vectra IMP deposited titanium having thicknesses in the range of 40-60 Å; or CVD deposited titanium having thicknesses in the range of 40 to 60 Å. Deposited and plasma annealed titanium nitride having thicknesses in the range of 25 to 100 Å has served as an acceptable second material 206 in barrier layers for integrated circuits employing .25 μm and .18 μm gate lengths. The above listed first material and second material dimensions

have been found to be particularly effective when employed to conductively couple salicide surfaces and metal lines.

Even though the present invention has been described with respect to its utility in integrated circuits that are constructed using .25 μm and sub .25 μm technology, the present invention is not limited to implementations in such integrated circuits. Interconnect structures in accordance with the present invention may also be formed in integrated circuits built in larger technologies to reduce contact and via resistance. Further, the reduced thickness of a barrier layer formed in accordance with the present invention results in less material being deposited during the barrier layer's formation. The reduced volume of deposition for each barrier layer allows more barrier layers to be formed in a single chamber in between chamber cleanings. This reduces the cost of maintaining the chamber, thereby reducing the cost of processing wafers in the chamber.

Although the present invention has been described in terms of specific exemplary embodiments, it will be appreciated that various modifications and alterations might be made by those skilled in the art without departing from the spirit and scope of the invention as specified in the following claims.

CLAIMS

What is claimed is:

1 1. A structure in an integrated circuit, said
2 structure extending from a conductive surface through
3 a channel having inner walls extending above said
4 conductive surface, said structure comprising:

5 a layer of a refractory metal residing on said
6 conductive surface and said inner walls of said
7 channel; and

8 a layer of a metal nitride residing on said layer
9 of said refractory metal, wherein said layer of said
10 metal nitride has a thickness extending from said layer
11 of said refractory metal of less than 130 Å.

1 2. The structure of claim 1, wherein said layer
2 of said metal nitride has a thickness in the range of
3 25 to 75 Å.

1 3. The structure of claim 1, wherein said layer
2 of said refractory metal and said layer of said metal
3 nitride have a combined thickness extending from said
4 inner walls of said channel of less than 200 Å.

1 4. The structure of claim 1, wherein said
2 structure has a width that is less than or equal to

3 3,000 Å.

1 5. The structure of claim 1, wherein a ratio of
2 a height of said structure to a width of said structure
3 is greater than or equal to 3.33.

1 6. The structure of claim 1, wherein said layer
2 of said refractory metal has a thickness extending from
3 said inner walls of said channel in a range of 25 to
4 100 Å.

1 7. The structure of claim 1, wherein said
2 refractory metal is a metal selected from the group
3 consisting of titanium, tantalum, cobalt and
4 molybdenum.

1 8. The structure of claim 1, wherein said metal
2 nitride has a resistivity of less than 600 $\mu\Omega$ -cm.

1 9. The structure of claim 1, wherein said metal
2 nitride includes a metal selected from the group
3 consisting of titanium, zirconium, hafnium, tantalum,
4 molybdenum and tungsten.

1 10. The structure of claim 1, further including:
2 a layer of a metal residing on said layer of said

3 metal nitride.

1 11. The structure of claim 10 wherein said metal
2 nitride is adhesive to said metal.

1 12. The structure of claim 10, wherein said metal
2 is tungsten.

1 13. The structure of claim 10, wherein said
2 structure has a resistance less than or equal to 3.0 Ω .

1 14. The structure of claim 13, wherein said
2 channel has an aspect ratio greater than or equal to
3 3.33.

1 15. A structure in an integrated circuit, said
2 structure extending from a conductive surface
3 surrounded by a channel having inner walls extending
4 from said conductive surface, said structure
5 comprising:

6 a layer of a refractory metal having a thickness in
7 a range of about 25 to 100 Å residing on said
8 conductive surface and said inner walls of said
9 channel; and

10 a layer of a metal nitride residing on said layer
11 of said refractory metal, wherein said layer of said

12 metal nitride has a thickness extending from said layer
13 of said refractory metal of less than 130 Å.

1 16. The structure of claim 15, wherein said layer
2 of said metal nitride has a thickness in the range of
3 25 to 75 Å.

1 17. The structure of claim 15, wherein said layer
2 of said refractory metal and said layer of said metal
3 nitride have a combined thickness extending from said
4 inner walls of said channel of less than 175 Å.

1 18. The structure of claim 15, wherein said
2 channel has an aspect ratio greater than or equal to
3 3.33.

1 19. The structure of claim 15, wherein said
2 refractory metal is a metal selected from the group
3 consisting of titanium, tantalum, cobalt, and
4 molybdenum.

1 20. The structure of claim 15, wherein said metal
2 nitride includes a metal selected from the group
3 consisting of titanium, zirconium, hafnium, tantalum,
4 molybdenum and tungsten.

1 21. A method for forming a structure in an
2 integrated circuit, said structure extending from a
3 conductive surface through a channel having inner walls
4 extending above said conductive surface, said method
5 including the steps of:

6 (a) depositing a layer of a refractory metal on
7 said conductive surface and said inner walls of said
8 channel; and

9 (b) forming a layer of a metal nitride on said
10 layer of said refractory metal, wherein said layer of
11 said metal nitride has a thickness extending from said
12 layer of said refractory metal of less than 130 Å.

1 22. The method of claim 21, wherein said layer of
2 said metal nitride has a thickness in the range of 25
3 to 75 Å.

1 23. The method of claim 21, wherein said layer of
2 said refractory metal and said layer of said metal
3 nitride have a combined thickness extending from said
4 inner walls of said channel of less than 200 Å.

1 24. The method of claim 21, wherein said step (b)
2 includes the steps of:
3 depositing said metal nitride on said layer of said
4 refractory metal; and

5 plasma annealing said metal nitride.

1 25. The method of claim 24, wherein said step of
2 plasma annealing includes the steps of:

3 exposing said metal nitride to an environment
4 containing ions; and

5 electrically biasing said layer of said metal
6 nitride to cause said ions from said environment to
7 impact said metal nitride.

1 26. The method of claim 25, wherein said step of
2 exposing said metal nitride to said environment
3 containing ions includes the steps of:

4 providing a gas; and

5 providing a first rf signal to a first electrode on
6 a first side of a wafer on which said structure is
7 being formed to provide energy to said gas.

1 27. The method of claim 26, wherein said gas
2 contains at least one gas selected from the group
3 consisting of nitrogen, hydrogen, argon, helium, and
4 ammonia.

1 28. The method of claim 26, wherein said metal
2 nitride includes at least one material selected from
3 the group consisting of titanium, tantalum, tungsten,

4 hafnium, molybdenum, and zirconium.

1 29. The method of claim 26, wherein said gas
2 includes a noble gas.

30. The method of claim 24, wherein said step of depositing said metal nitride and said step of plasma annealing are both performed in a single chamber and without removing a wafer on which said structure is being formed from the chamber between beginning said step of depositing said metal nitride and completion of said step of plasma annealing.

1 31. The method of claim 24, wherein said step of
2 depositing said metal nitride is performed using
3 chemical vapor deposition.

1 32. The method of claim 24, wherein said step of
2 plasma annealing includes the steps of:

3 performing a first plasma annealing of said metal
4 nitride; and

5 performing a second plasma annealing of said metal
6 nitride after performing said first plasma annealing.

1 33. The method of claim 32, wherein said step of
2 performing said first plasma annealing includes the

3 steps of:

4 exposing said metal nitride to a first environment
5 containing ions; and

6 electrically biasing said metal nitride to cause
7 said ions from said first environment to impact said
8 metal nitride.

1 34. The method of claim 33, wherein said step of
2 performing said second plasma annealing includes the
3 steps of:

4 exposing said metal nitride to a second environment
5 containing ions; and

6 electrically biasing said metal nitride to cause
7 said ions from said second environment to impact said
8 layer of said metal nitride.

1 35. The method of claim 34, wherein said step of
2 exposing said metal nitride to a first environment
3 containing ions includes the steps of:

4 providing a first gas, and

5 providing energy to said first gas to generate a
6 first plasma, and

7 wherein said step of exposing said metal nitride to
8 a second environment containing ions includes the steps
9 of:

10 providing a second gas, and

11 providing energy to said second gas to generate a
12 second plasma.

1 36. The method of claim 35, wherein said first gas
2 contains at least one gas selected from the group
3 consisting of nitrogen, hydrogen, argon, helium, and
4 ammonia.

1 37. The method of claim 35, wherein said second gas
2 contains at least one gas selected from the group
3 consisting of nitrogen, helium, neon, and argon.

1 38. The method of claim of claim 32, wherein said
2 step of depositing said metal nitride is performed
3 using chemical vapor deposition.

1 39. The method of claim 32, wherein said step of
2 depositing said metal nitride and said step of plasma
3 annealing are both performed in a chamber without
4 removing a wafer on which said structure is being
5 formed from the chamber between initiating said step of
6 depositing said metal nitride and completing said step
7 of plasma annealing.

1 40. The method of claim 21, wherein said channel
2 has a width less than or equal to 3,000 Å.

1 41. The method of claim 21, wherein said channel
2 has an aspect ratio that is greater than or equal to
3 3.33.

1 42. The method of claim 21, wherein said
2 refractory metal is deposited in said step (a) by
3 physical vapor deposition.

1 43. The method of claim 21, wherein said
2 refractory metal is deposited in said step (a) by
3 chemical vapor deposition.

1 44. The method of claim 43, wherein said
2 refractory metal is a metal selected from the group
3 consisting of titanium, tantalum, cobalt, and
4 molybdenum.

1 45. The method of claim 21, further including the
2 step following said step (b) of:

3 (c) depositing a layer of a metal on said layer
4 of said metal nitride.

1 46. The method of claim 45, wherein said metal is
2 tungsten.

3 providing a gas;
4 providing energy to said gas to generate an
5 environment containing ions; and
6 electrically biasing said metal nitride to cause
7 said ions from said environment to impact said metal
8 nitride.

1 50. The method of claim 49, wherein said metal
2 nitride includes at least one material selected from
3 the group consisting of titanium, tantalum, tungsten,
4 hafnium, molybdenum, and zirconium.

1 51. The method of claim 48, wherein said step (c)
2 includes the steps of:

3 performing a first plasma annealing of said metal
4 nitride; and

5 performing a second plasma annealing of said metal
6 nitride after performing said first plasma annealing.

1 52. The method of claim 48, wherein said channel
2 has a width less than or equal to 3,000 Å.

1 53. The method of claim 52, wherein said channel
2 has an aspect ratio that is greater than or equal to
3 3.33.

ABSTRACT

A structure is formed in an integrated circuit to provide for the coupling of elements in the integrated circuit. The structure extends from a conductive surface through a channel extending above the conductive surface. The structure includes a layer of a refractory metal, a layer of a metal nitride, and a layer of a metal. The layer of the refractory metal is deposited on the conductive surface and inner walls of the channel. The layer of the metal nitride is formed on the layer of the refractory metal. The layer of the metal nitride has a thickness extending from the layer of the refractory metal of less than 130 Å. The layer of the metal is deposited on the layer of the metal nitride.




FIG. 1




FIG. 2(a)




FIG. 2(b)




FIG. 2(c)




FIG. 2(d)




FIG. 2(e)




FIG. 2(f)




FIG. 2(g)

08825360, 032897




FIG. 3